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Abstract. Two types of Langmuir-Blodgett (LB) thin films based on hybrid organic-inorganic 
materials sandwiched between metal and semiconductor were fabricated. The novel films were 
40 layers Y-type LB films of Cd-salt stearic acid (CdSt2). The second type of films was formed 
after the treatment of CdSt2 films with H2S gas over a period of 12 hours at room temperature 
to grow CdS nanoparticles within the stearic acid matrix. The capacitance-voltage (C-V) 
measurement of CdSt2 LB films exhibit a significant dependence on the measurement 
frequency in the accumulation region due to high DC leakage currents. By embedding CdS 
nanoparticles into the stearic acid matrix, less frequency dependent C-V curves were obtained. 
The problem in determining the true insulator capacitance due to frequency dispersion was 
overcome by using the Yang's model. The corresponding dielectric constant of LB films of 
CdSt2 was found to be 2.3 and increased to 5.1 when embedded with CdS nanoparticles.  
1. Introduction 
Silicon wafer is widely dominating the microelectronics industry due to its stability and low 
manufacturing cost, making it technologically an important substrate. By depositing organic thin films 
directly on top of the silicon surface, the formed electron devices can be tuned through precise control 
of the insulating layers. Central to the application of organic films in electron devices is the electrical 
properties of the monolayers. By embedding semiconductor nanoparticles such as cadmium sulphide 
(CdS) into the organic films matrix, a device with novel electrical and optical properties is created [1]. 
The Metal-Insulator-Semiconductor (MIS) structure is an important part of many semiconductor 
devices [2-3]. The presence of a dielectric material between two conductors gives the device the 
properties of a capacitor. The capacitance-voltage measurement is a powerful way to investigate the 
quality of the dielectric and the quality of the insulator-semiconductor interface [4].  
The LB-technique is found to be one of the most promising methods for preparing organic thin films 
[5]. This method is usually used to fabricate highly ordered ultra thin films of various organic 
materials based on amphiphilic molecules. It has some advantages such as precise control of the 
monolayer thickness, homogeneous deposition of the monolayer over large areas and the possibility to 
make multilayer structures with varying layer composition [6]. An additional advantage of the LB 
technique is that monolayer can be deposited on almost any kind of solid substrate. Nowadays 







electronics with potential application in optoelectronic devices. On the other hand, C−V analysis is 
considered as one of the most important tools for characterizing MIS [7] and Metal-Oxide-
Semiconductor (MOS) [8] devices.  
2. Materials and methodology 
The thin films investigated in this study were insulating LB films of stearic acid transferred from the 
subphase containing metallic cadmium (Cd
2+
) cations. Composite LB films were deposited onto n-type 
silicon substrate and MIS structures were fabricated containing these stearic acid (SA) films and will 
be referred as "untreated" samples. Some LB films of composite stearic acid were then treated with 
hydrogen sulphide gas in order to introduce cadmium sulphide (CdS) nanoparticles into the untreated 
matrix. These MIS structure devices will be named as "treated" samples. The fabrication of MIS 
structures involved careful preparation of silicon (Si) substrates, and deposition of thin organic film 
and electrical contacts. 
2.1. Thin film deposition  
LB films were deposited onto a silicon wafer substrate by moving the substrate downwards and 
upwards through the sub phase surface by vertical lift. The silicon wafer was used as a substrate due to 
their extremely smooth surface [9]. Substrates can be divided into two categories; hydrophilic and 
hydrophobic. Deposition onto a hydrophilic substrate (e.g. Al coated glass slide) only begins on the 
upward motion of the substrate whilst transferring a monolayer onto a hydrophobic surface (e.g. 
silicon wafer) begins on the downward motion. Figure 1 shows the upward and downward motion of 
the hydrophilic and hydrophobic substrates respectively. 
 
Figure 1. Deposition of first monolayer onto; (a) hydrophilic substrate (upward);  
 (b) hydrophobic substrate (downward) 
2.2. Device fabrication 
The fabrication of devices used in this study was performed in a clean room (class 100) environment 
following carefully drawn up procedures including health and safety guidelines. The methods for 
device fabrication involved etching and cleaning of silicon substrates, preparation of the LB trough, 
LB film deposition, cadmium sulphide (CdS) nanoparticles formation, and metal contact deposition.  
Substrates in this investigation were n-type silicon wafers (100). The thickness and resistivity (ρ) were 
approximately 300 m and 4.5 .cm, respectively. As part of the device requirements, silicon dioxide 
(SiO2) layers with thickness in the range of 0.8 µm to 1.5 µm were thermally grown on top of the 
silicon wafers. The wafers were then cut to the dimension of a glass slide which was approximately  mm x  mm. A part of the SiO2, approximately 15 mm, was then etched in a mix of hydrofluoric 
(HF) acid and Millipore water (18 MΩ.cm) with a moderate concentration ratio of 1:5, resulting in 15 
mm width of the bare silicon substrate. In order to measure the capacitance characteristics of the film, 
metal contacts of Aluminium were deposited on both sides of the device. Figure 2 shows the 









Figure 2. A schematic diagram of the fabricated device 
 
2.3. Capacitance measurements 
Small-signal C-V-f measurements were carried out using Hewlett Packard 4284A Precision LCR 
meter to measure the capacitance as a function of either frequency (C-f) or DC voltage (C-V). Prior to 
measurement the LCR meter was calibrated for conductor cables used in connecting the samples by 
open and short-circuit test. For C-f, measurements were made by applying a small AC signal of V =  mVrms with frequency varied in a semi-logarithmic preset steps from  Hz to  MHz at 
zero DC voltage. For C-V, the same AC signal with a modulating frequency set of several chosen 
values was superimposed on a DC voltage and swept between ± 3V. The DC bias sweep was 1Vs01.0   
with a time delay of 5s and 10s for the DC and AC measurements respectively.  
3. Results and discussion 
Figure 3 depicts the C-V characteristics of the untreated device (SA) for three different modulating 
signal frequencies. As can be seen from the graph, the observed behaviours were different from those 
obtained from ideal MIS devices. The capacitance of the untreated device was found to be highly 
dependent on the AC modulating frequency. For AC signal frequency up to  kHz, a typical C-V 
behaviour of MIS structure showing three distinct regions: inversion, depletion and accumulation were 
observed when the biasing voltage was swept from -3V to up to approximately 0.8V. At high 
frequency (e.g.  MHz) the current carriers are not able to follow the AC signal, resulting in a 
capacitance value, almost independent of the applied voltage. Similar results were reported for 
organic/inorganic hetero-diodes [10]. 
A different behaviour was observed for a treated device. Figure 4 depicts the variation of capacitance 
of Al/SA+CdS/Si/Al devices as a function of applied voltage for three modulating frequencies,  kHz,  kHz and  MHz. The capacitance showed smaller dependence on the AC signal 
frequency than untreated samples. An improvement was also achieved in the C-V behaviour. The C-V 
characteristics were, however, not ideal as expected for MIS capacitor of SiOx [11] but depletion and 
accumulation regions were found to be well-defined for all modulating frequencies.  
The presence of an inversion layer was not obvious and it was believed to occur at higher reverse 
voltage. A further decrease of the capacitance with increasing reverse bias voltage indicated that the 
space-charge layer was driven far into the inversion-layer regime without the production of any 















Figure 3. Frequency-dependent capacitance–
voltage (C–V) characteristics of "untreated" 





Figure 4. Frequency-dependent capacitance–
voltage (C–V) characteristics of "treated" 
devices at three different frequencies. 
 
 
A method presented by Yang and Hu for MOS capacitor with thin SiO2 dielectric and large DC 
leakage current [12] was employed in order to determine the true insulator capacitance in our organic 
LB films. This modelling technique was found to be suitable for the frequency dispersion of C-V 
measurements in the accumulation region of MOS devices. Figure 5 shows the simulated capacitance 
as a function of bias voltage. As it can be seen from the graph, both sets of frequencies chosen for 
calculating the true insulator capacitance were consistent with each other and frequency-independent. 
Also the treated devices have a larger value of capacitances and better C-V characteristics as compared 
to the untreated one. Due to flattened capacitance at a frequency of  MHz, the simulated capacitances 
for untreated device did not clearly show the MIS behaviour as compared to the treated one. 














































The flat accumulation capacitances taken from the graph in Figure 5 were .  nF and .9 nF for 
treated and untreated devices respectively. The true insulator capacitance was determined when the 
device was biased in the accumulation region. Taking into consideration the parallel SiO2 capacitance, 
the SiO2 capacitance was estimated to be .  nF for treated and .  nF for untreated device. By 
subtracting the SiO2 capacitance, the true capacitance value of LB films was found to be .  nF for 
treated and .  nF for untreated devices. The corresponding effective dielectric constant (ɛr) is 
estimated to be 2.3 and 5.1 for the SA film and LB films containing nanoparticles respectively. 
4. Conclusion 
A study on the capacitance-voltage-frequency behaviour of treated and untreated LB films in MIS 
structure has been performed in order to determine their dielectric permittivity (εSA+CdS and εSA) by 
measuring their capacitance. The presence of an inversion layer was not obvious and it was believed to 
occur at higher reverse voltage. A further decrease of the capacitance with increasing reverse bias 
voltage indicated that the space-charge layer was driven far into the inversion-layer regime without the 
production of any inversion-layer charge. Due to the anomalous frequency dispersion in the 
accumulation region, it was not possible to determine the dielectric constant of the LB films. However, 
by using a two-frequency technique (Yang's model) a true LB film capacitance was extracted from the 
simulated C-V curve hence, the dielectric constant was obtained. It was found that, the dielectric 
constant for untreated device has doubled after incorporating cds nanoparticles into the stearic acid 
matrix. Metal-Insulator-Semiconductor (MIS) or recently known as Metal-Organic-Semiconductor 
(MOS) materials have established great interest among researchers.  The low cost solution-processed 
deposition technology on large-area substrates at room temperature might be exploited for applications 
such as thin-film-transistors, solar cells, sensors, and light-emitting diodes. 
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